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The ultrafast metal-gate silicon quantum-dot (Si-QD) nonvolatile memory (NVM) with program/
erase speed of 1ls under low operating voltages of6 7V is achieved by thin tunneling oxide, in
situ Si-QD-embedded dielectrics, and metal gate. Selective source/drain activation by green
nanosecond laser spike annealing, due to metal-gate as light-blocking layer, responds to low
thermal damage on gate structures and, therefore, suppresses re-crystallization/deformation/
diffusion of embedded Si-QDs. Accordingly, it greatly sustains efficient charge trapping/de-trapping
in numerous deep charge-trapping sites in discrete Si-QDs. Such a gate nanostructure also ensures
excellent endurance and retention in the microsecond-operation Si-QD NVM. VC 2012 American
Institute of Physics. [http://dx.doi.org/10.1063/1.3700729]
Silicon quantum dot (Si-QD) nonvolatile memory
(NVM), which is known for low-voltage and fast program/
erase (P/E) operation, immunity to gate coupling effect, and
good cycling endurance, has been viewed as a potential
NAND memory alternative to the floating gate memory.1–3 In
order to further improve the speed of NVM, thin tunneling ox-
ide and metal gate are necessary. Although the pursuit of thin
tunneling oxide enhance the tunneling probability of elec-
trons,4 it inevitably degrades the reliability of NVMs.5,6
Therefore, the bandgap engineered tunneling dielectric such
as thin Si3N4 (<2 nm) or small Si-QD (1.1 nm) in ultra-thin
SiO2 were proposed to improve the reliability.
7,8 On the other
hand, metal gate significantly improves the erase characteris-
tic by additional work-function control9,10 and eliminates the
depletion and dopant diffusion of polycrystalline silicon
(poly-Si).11,12 However, classical rapid thermal annealing
(RTA) and flash lamp annealing (FLA) are not compatible to
self-align process due to their high thermal budget and non-
selective activation on the nanostructured gate dielectrics.12
Laser spike annealing (LSA) has become a candidate of junc-
tion technology because of the low doping activation at ion-
implanted source-drain and the poor high-j/Ge interface by
RTA.13,14 Furthermore, Heo et al. have reported the reduction
of leakage current density and charge loss rate of metal-
Al2O3-nitride-oxide-semicoductor type flash memory devices
by LSA rather than RTA.15 Green nanosecond laser, with
high repetition rate and long wavelength, is particularly suita-
ble for non-melt LSA because of its sub-millisecond scanning,
low-photo-energy light producing less damage on metal-gate,
gate dielectric, or even more delicate nanostructured gate
stacks.16–18
In this study, we take advantages of thin tunneling oxide,
in situ Si-QD-embedded nitride layer, and selective source/
drain (S/D) activation by green nanosecond laser spike anneal-
ing (GN-LSA) that is enabled by metal-gate as a light-
blocking layer. The laser activated Si-QD NVM shows micro-
second P/E speed under low operating voltage and reveals
high performance in reliability of retention and endurance in
comparison with conventional metal-SiO2-Si3N4-SiO2-poly-Si
(MONOS) NVM without Si-QDs.
Devices were fabricated on 6 in. silicon wafer with a
1000-nm-thick thermal dioxide. A layer of 100-nm-thick
amorphous silicon (a-Si) was deposited by low pressure
chemical vapor deposition (LPCVD) at 550 C and then fol-
lowed with laser crystallization at room temperature to be a
poly-Si with grain size about 1lm. The laser source is HIPPO
532QW Nd:YAG laser with wavelength, pulse width, scan-
ning speed, and beam size of 532 nm, 13 ns, 25 cm/s, and
2.7mm 60lm, respectively, which achieves the operation
of sub-millisecond scanning of GN-LSA. The power for laser
crystallization is 6.2W. The tunneling oxide (2 nm), Si-
QDs-embedded nitride (7 nm), and blocking oxide (5 nm)
were grown and deposited by LPCVD.3 Si-QDs-embedded
nitride layer formed from Si-rich nitride nanocomposite was
sequentially synthesized by the method reported.3 The Si-QDs
prepared by in situ successive deposition enhances the bond-
ing between the Si-QDs and the surrounding nitride. The
transmission electron microscopy (TEM) of the NVM from
gate view is shown in Fig. 1(a), and the inset shows the
extended cross section of gate stacks. The 200-nm-thick Al-
Si-Cu alloy was deposited as a gate electrode. Afterwards, the
gate patterning, S/D implantation, and activation by GN-LSA
with power of 3.5W were performed. The measured reflec-
tance of Al-Si-Cu alloy and poly-Si at wavelength of 532 nm
are 0.9 and 0.3, respectively, indicates that the former is suita-
ble for preventing pattern damage and gate dielectric from
high power density of GN-LSA. Finally, the NVMs were
completed by the standard passivation and metallization. Aa)E-mail: jmshieh@ndl.narl.org.tw and jmshieh@faculty.nctu.edu.tw.
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MONOS NVM with nitride of 7 nm was also fabricated as a
controlled sample to investigate the effect of Si-QDs.
The transfer characteristics of Si-QD NVMs are shown
in Fig. 1(b). The Si-QD NVMs show good electrical proper-
ties with high ON/OFF current ratio (>107) and low sub-
threshold swing (<0.19V/decade). Low subthreshold swing
characteristic facilitates the memory-state diagnosis of pro-
gram and erase states. In addition, the output characteristic
shows fairly lower parasitic resistance (Rp) of 3.07 kX-lm
from GN-LSA than 12.14 kX-lm from RTA. After program-
ming and erasing at 7 and 7V with 1ls pulse, the thresh-
old voltage (Vth) shifts 1.67 and 1.8V, respectively, which is
large enough for a typical sense amplifier to detect memory
window of 0.5V.19 The program and erase speed characteris-
tics of MONOS and Si-QD NVMs were programmed and
erased at different voltages of65 and6 7V by Fowler-
Nordheim (F-N) injection for NAND-architecture applica-
tion as shown in Fig. 1(c). During the program state, the Si-
QD NVMs demonstrate broader memory window under each
applied voltages because of the narrow bandgap and deep
conduction band of Si-QDs.2 It has been reported that the Si-
QDs in SiO2 function as a tunneling path from the Si sub-
strate to the gate terminal which leads to the enhancement of
the tunneling current;20 moreover, the decrement of turn-on
voltage and the enhancement of F-N tunneling performance
result from abatement of effective barrier height which is
more dominant for Si-rich SiO2 than for pure SiO2.
21 Simi-
larly, the in situ prepared Si-QDs in nitride have modulated
the SiO2/Si3N4/SiO2 gate stacks and lead to the improvement
of the program efficiency. Although the erase speed of Si-
QD NVMs is inferior to the MONOS NVMs due to the deep
charge-trapping level, they seem to be comparable with suffi-
ciently large erase voltage of 7V.
Figure 2 depicts the band diagram of MONOS and Si-
QD NVMs under program and erase states. The reasons for
the fast P/E speed are as follows. The NVMs with Si-QDs
exhibit more electron charging nodes between the interface
of silicon nitride and Si-QDs or the trapping site in Si-
QDs.2,5 On the other hand, direct tunneling and F-N tunnel-
ing mechanisms occur simultaneously when the thickness of
tunneling oxide shrinkages to <5 nm.4 On the part of erase
operation, the unwanted electron tunneling current through a
blocking oxide is greatly suppressed through higher work
function of Al-Si-Cu alloy than nþ poly-Si gate. Hence, the
higher electron barrier height by metal gate results in fewer
recombinations of electron-hole pairs and thus leads to effi-
cacious erasure. Chiang et al. have previously demonstrated
high P/E speed (10/100 ls) SONOS NVM with in situ pre-
pared Si-QDs.3 The reasons of further improvement of this
work are achieved by thinner blocking oxide, which is barely
impacted by re-crystallization/deformation/diffusion of em-
bedded Si-QDs due to low thermal budget on nanostructured
gate dielectrics and selective S/D activation by GN-LSA
enabled by metal-gate as a light-blocking layer. The suppres-
sion of the re-crystallization/deformation of embedded Si-
QDs was confirmed by TEM plots (no shown herein) show-
ing unchanged diameter (3.9 nm) and d-spacing (Sih111i)
FIG. 1. (a) TEM of Si-QD NVM gate view. Inset: extended cross-section of
gate stacks. (b) Transfer characteristic of Si-QD NVM before and after pro-
gramming and erasing conditions. (c) Program and erase speed characteris-
tics of MONOS and Si-QD NVMs at gate voltages of6 5 and6 7V.
FIG. 2. The band diagram of MONOS
and Si-QD NVM under program and
erase states.
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(3.07A) of Si-QDs embedded in nitride after GN-LSA.
Moreover, during sub-millisecond scanning of GN-LSA, cer-
tainly low laser-power penetrating through metal gate into
gate dielectrics provides only transient and little heat to gate
dielectrics and thus is unable to cause the diffusion of Si ele-
ment which takes place in a long-term duration.22
The normalized charge loss defined as DVth(t)/DVth0,
where DVth(t) and DVth0 stand for the transient memory win-
dow and initial memory window, as a function of retention
time of MONOS and Si-QD NVMs are shown in Fig. 3. The
DVth0 of MONOS and Si-QD NVMs are 1.67 and 1.41V,
respectively. Their retention characteristics are performed
under temperatures of 25, 75, and 125 C and after 105 P/E
cycles. The Si-QD NVMs show superior data retention at
room temperature with the charge loss rate of 28.4%
(DVth 1.2V) to MONOS NVMs with charge loss rate of
81.7% (DVth 0.25V) by extrapolation at ten years. This is
attributed to a suppression of the charge loss by electrostatic
repulsion among the charged Si-QDs.23 The improvement on
data storage capability by Si-QDs still prevail under higher
temperature. In order to clarify the charge loss mechanism
between NVMs with and without Si-QDs, the effective acti-
vation energy (Ea) from the Arrhenius plots of retention time
was extracted in the inset of Fig. 3. Among the NVM with
shallow charging sites, the electrons wash away easily,
which results in large charge loss inherently. Therefore, ther-
mal heat, as a driving force to charge loss of the NVM sys-
tem, has little impacts on the charge loss of NVMs with
shallow charging sites, which acquires small Ea and vice
versa. In more details, the larger value of Ea stands for the
larger energy for charge loss and thus the preferable for data
retention. Here, the retention time was defined as the time
that the DVth decreased by a factor of 10% compared with
DVth0. The extracted Ea of the MONOS and Si-QD NVMs
are 0.07 and 0.18 eV, elucidating the prolonged data reten-
tion by the deep charge-trapping level formed at Si-QDs/
nitride interface.3 Furthermore, the Ea is closely related to
the charge loss rate, which corresponds to the result of
NVMs with multi-layered SiC nanocrystals.24 The Ea of Si-
QD NVMs with charge loss rate of 10, 20, and 30% are
about 0.18, 0.45, and 0.72 eV, respectively. The explanation
is attributed to the discrete quantum-confined energy states
of Si-QDs; the electrons trapped in shallower energy states
are more prone to cause leakage which results in smaller Ea
and vice versa. Regardless of the charge loss from the shal-
lower energy states of Si-QDs, the Si-QD NVMs still show
improved retention characteristic to the MONOS NVMs
with their Ea about 0.07-0.1 eV. Comparing the Ea of the in
situ Si-QD NVM with charge loss rate of 20% to the Ea of
the SiGe QD capacitor and SiC QD NVM with charge loss
rate of 20 and 25%, the former exhibits higher Ea of 0.45 eV
than the latter of 0.37 and 0.03 eV, respectively.24,25
Figure 4(a) shows the endurance of MONOS and Si-QD
NVMs. The programming conditions are all 7V under 1 ls
pulse, but the Si-QD NVMs are erased at 7V with different
pulse durations from 1 to 100 ls. After 105 P/E cycles, the
memory window of Si-QD NVMs remain larger than that of
MONOS NVMs. The slightly larger Vth shift upward for Si-
QD NVMs are due to the electron trapping in the deep
charge-trapping level of Si-QDs or tunneling oxide.3,5,26 The
incomplete removal of the trapped electrons during the era-
sure operation could also be found from the erase speed char-
acteristic in Fig. 1(c) and leads to the upward shift of Vth
after increasing P/E cycles. Therefore, the lengthening of the
erase period comes to the smaller variation of DVth in
Fig. 4(a). In addition, the Si-QD NVMs also show better data
retention after 105 P/E cycles in Fig. 3. Last but not least, we
compare our works with some representative groups about
important characteristics such as erase speed, data retention
with extrapolation at 10 years, and variation of memory win-
dow defined as extrapolation at 106 P/E cycles in Fig. 4(b).
This in situ Si-QD NVMs with thin tunneling oxide have
demonstrated fast erase speed and comparable data retention.
Small variation of memory window of 13%-22% after 106 P/E
FIG. 3. Normalized charge loss (DVth(t)/DVth0) as a function of retention
time of MONOS and Si-QD NVMs at temperatures of 25, 75, and 125 C
and after 105 P/E cycles. Inset: Arrhenius plots of retention time characteris-
tics for charge loss of 10%.
FIG. 4. (a) Endurance characteristics of
MONOS and Si-QD NVMs under differ-
ent programming and erasing conditions.
(b) Comparison of the data retention
after extrapolation at ten years and varia-
tion of memory window after extrapola-
tion at 106 P/E cycles.
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cycles using erase electrical pulse of 1100 ls and program
electrical pulse of 1ls further manifests the reliability of the
microsecond-operation Si-QD NVMs.2,3,5,7,8,10,26
We have developed a selective S/D activated metal-
gate in situ Si-QD NVM by GN-LSA. Light-blocking by
metal-gate during GN-LSA has benefit on enabling ultra-
low thermal budget on sophisticated nanostructured gate
dielectric such as in situ Si-QDs and thin tunneling oxide.
Accordingly, the ultrafast characteristic of program and
erase speed of 1 ls and certainly fair reliability of endur-
ance and retention are achieved simultaneously. Those
results have shed a bright light on the realm of NVM
industry.
The authors would like to thank the National Science
Council of the Republic of China, Taiwan, for partially sup-
porting this research.
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